▦ HALBLEITER.ORG Knowledge. Processes. Perspectives.
  • Home
  • News
  • Chapter
    • Fundamentals & Materials
      • Fundamentals
        • The atomic structure
        • The elements, the periodic table
        • Chemical bonds
        • Conductors – Insulators – Semiconductors
        • Doping: n- and p-semiconductors
        • The p-n junction
        • Transistors and Memory
      • Wafer Fabrication
        • Silicon
        • Production of raw silicon
        • Fabrication of the single crystal
        • The wafer
      • Cleanroom
        • Personnel in the Cleanroom
        • Cleanroom Design and Utilities
        • Production Area and Wafer Logistics
    • Front-End Processes
      • Oxidation
        • Overview
        • Fabrication of oxide layers
        • Device isolation
      • Deposition
        • Plasma, the fourth aggregation state of a material
        • Chemical vapor deposition
        • Physical deposition methods
      • Photolithography
        • Exposure and resist coating
        • Exposition methods
        • Photoresist
        • Development and inspection
        • Photomasks
        • Optical Proximity Correction (OPC)
        • DUV vs. EUV
        • EUV Tool Technology
      • Wet Chemistry
        • Etch processes
        • Wet etching
        • Wafer cleaning
      • Dry Etching
        • Overview
        • Dry etch processes
        • Reactor Types
        • Etching of Compound Semiconductors and High-k Materials
      • Doping Techniques
        • Diffusion
        • Ion Implantation
      • Metallization
        • Requirements on metallization
        • Aluminum technology
        • Copper technology
        • Metal semiconductor junction
        • Chemical Mechanical Polishing (CMP)
        • Wiring
      • Metrology
        • Film thickness measurement
        • Particle inspection
        • CD Measurement
        • Overlay Measurement
    • Back-End & Test
      • Wafer Test
        • Wafer Test
        • Final Test and Binning
      • Assembly
        • Dicing
        • Die Attach
        • Bonding
        • Encapsulation
      • Advanced Packaging / 3D Integration
        • Limits of Classical Integration
        • Through-Silicon Via (TSV)
        • 2.5D Integration: The Interposer
        • 3D Stacking
        • Chiplets & Heterogeneous Integration
        • Applications & Outlook
      • Reliability
        • ESD Protection Structures
        • Electromigration, TDDB and NBTI/PBTI
        • Burn-in and HTOL Testing
        • Automotive, Military, and Space Qualification
    • Devices & Applications
      • Devices
        • Diodes
          • Zener and Avalanche Diodes
          • The Schottky Diode
          • The Tunnel Diode
          • Thyristors and Triacs
        • Field-Effect Transistors
          • Field-Effect Transistor Families: An Overview
          • Field-effect transistors
          • Construction of a FinFET
          • The Junction FET (JFET)
          • The Metal-Semiconductor FET (MESFET)
        • Bipolar Transistors
          • Bipolar transistors
          • Characteristic Curves and Transistor Equations
        • Power Devices
          • Si Power Devices (Power MOSFET, IGBT)
        • Technology Comparison
          • CMOS vs. Bipolar
          • Bulk vs. SOI
      • Digital technology
        • Digital Logic Fundamentals
          • From transistor to logic gate
          • The CMOS Fabrication Flow
          • Arithmetic Circuits: Adders and Multipliers
          • Sequential Logic: Flip-Flops, Latches, and Clock Trees
          • Static Timing Analysis: Setup and Hold Time
          • Static and Dynamic Power Dissipation, Leakage Currents
        • Classic Memory Cells
          • The SRAM Cell
          • The DRAM Cell
          • DRAM Fabrication: The Trench Capacitor Process
          • The Flash Memory Cell
        • Next-Gen Memory Technologies
          • Why New Memory Technologies?
          • MRAM – Magnetoresistive RAM
          • ReRAM – Resistive RAM
          • PCM – Phase-Change Memory
          • Comparison & Context
        • EDA & Layout
          • Circuit Layouts
          • Design Rules
          • Layout versus Schematic (LVS)
        • Processor Architecture
          • Processor Architecture
          • Control Unit and Instruction Execution
          • CPU vs. GPU
          • FPGA vs. ASIC: Synthesis Flow and HDL
      • Analog & Mixed-Signal Design
        • Operational Amplifiers
        • ADC Architectures
        • DAC Architectures
        • Bandgap References
        • Comparators
        • PLL – Phase-Locked Loop
        • Voltage Regulators: LDOs and Switching Regulators
        • Noise in Semiconductor Devices
      • Optoelectronics & Photonics
        • Fundamentals of Optoelectronics
        • Light-Emitting Diodes (LED)
        • Laser Diodes
        • Photodiodes & Photodetectors
        • Integration & Applications
        • Fabrication of Optoelectronic Devices
        • Solar Cells
      • Micromechanics
        • Introduction to MEMS
        • Anisotropic Etching of Silicon
        • Sacrificial Layer Technique
        • Bulk vs. Surface Micromachining
        • The MEMS Accelerometer
        • The Microphone and Pressure Sensor
        • DRIE: Deep Reactive Ion Etching
      • Compound Semiconductors
        • Fundamentals & Material System
        • Crystal Growth & Substrates
        • SiC Power Devices
        • GaN Power Devices
        • Applications & System Comparison
        • HEMT and HBT for RF Applications
        • InP-Based Photonic Devices
    • How does it work? What is..?
      • Fundamentals & Materials
      • Fabrication Processes
      • Devices & Digital Technology
      • Optoelectronics
      • Packaging & Other Topics
      • Semiconductor industry & eco system
  • History
    • From PNP to CMOS: Why Semiconductor Logic Took Its Own Path
    • Pioneers of Semiconductor Technology
    • The History of the LED
    • Why the Blue LED Was So Difficult
    • EUV Lithography – The Most Complex Machine in the World?
    • Moore’s Law – and Why It Is Getting Harder
    • The Most Important Semiconductor Materials
    • The Race for the Smallest Transistor
    • The Development of the Microprocessor
    • The History of Chip Manufacturing
    • The History of Semiconductor Memory
    • From Germanium to Silicon
    • The History of the FET
    • Why Do n-Channel and p-Channel Transistors Exist?
    • How Taiwan Became a Global Chip Powerhouse
    • Microchips Behind the Iron Curtain: The History of East Germany’s Semiconductor Industry
    • From Wire Bond to Chiplet: The History of Semiconductor Packaging
    • How Eight Engineers Helped Create Silicon Valley
    • Two Inventors, One Idea: The Birth of the Integrated Circuit
    • From 3D Accelerator to AI Processor: The History of the GPU
    • From Bell Labs to the Solar Industry: The History of the Silicon Solar Cell
    • The History of the Semiconductor Laser: From the Laboratory to the Internet
    • From CCD to CMOS Sensor: How Silicon Changed Photography
    • Ever Larger Wafers: Why 300 Millimeters Prevailed
    • The Battle for the Memory Chip: Japan, Korea, and the United States
    • From Rectifiers to SiC and GaN: The History of Power Semiconductors
    • Europe’s Forgotten Transistor: the Transistron
    • The History of the Bipolar Transistor
    • Chip Design and EDA: How Hand-Drawn Layouts Became Billions of Transistors
    • Beyond Silicon: The History of Compound Semiconductors
    • From Fairchild to TSMC: The History of Semiconductor Companies
    • The Machines Behind the Chip: The History of Semiconductor Equipment Makers
    • Mishaps in Semiconductor History: When Tiny Errors Have Major Consequences
  • Transistor Evolution
    • Field-Effect Transistors
    • Bipolar Transistors
  • From Sand to Chip
    • Process Flow
    • Supply Chain
  • PDF
  • Technology
    • 10000 nm
    • 3000 nm
    • 1500 nm
    • 1000 nm
    • 800 nm
    • 600 nm
    • 350 nm
    • 250 nm
    • 180 nm
    • 130 nm
    • 90 nm
    • 65 nm
    • 45 nm
    • 32 nm
    • 22 nm
    • 16 nm
    • 11 nm
    • 7 nm
    • 5 nm
    • 3 nm
    • 2 nm
  • Reference
    • Lexicon
    • Acronyms
    • Statistics
      • Bit per euro (DRAM)
      • Evolution of the gate length of MOSFETs
      • Exposure wavelength vs. critical dimensions
      • FLOPS: floating point operations
      • Intel:AMD - CPU clock
      • Intel:AMD - Number of transistors
      • Intel:AMD - Process development
      • Manufacturing costs for different technology nodes
      • Manufacturing costs per transistor
      • Millions of instructions per second
      • Number of calculations per second per 1000 euro
      • Number of manufactured bits
DE
› Photolithography
Knowledge area

Photolithography

Deutsch Download as PDF
Chapters Exposure and resist coating Exposition methods Photoresist Development and inspection Photomasks Optical Proximity Correction (OPC) DUV vs. EUV EUV Tool Technology
01

Exposure and resist coating

  • Overview
  • Applying an adhesion promoter
  • Coating
  • Exposure
  • Exposure methods used
  • Multipatterning
Open chapter →
02

Exposition methods

  • Overview
  • Contact exposure
  • Proximity exposure
  • Reducing projection exposure
  • Electron beam lithography
  • X-ray lithography
  • Additional methods
Open chapter →
03

Photoresist

  • Photoresist
  • Chemical composition
Open chapter →
04

Development and inspection

  • Development
  • Inspection
  • Resist removal
Open chapter →
05

Photomasks

  • Mask technology
  • Photomask manufacturing
  • Mask types
  • Next-generation lithography
Open chapter →
06

Optical Proximity Correction (OPC)

  • Introduction & Motivation
  • Typical Print Errors Without Correction
  • Mask Bias & Serifs
  • Sub-Resolution Assist Features
  • Rule-based vs. Model-based OPC
  • Verification: Lithography Simulation & Process Window
  • Limits and Outlook
Open chapter →
07

DUV vs. EUV

  • Overview
  • Technology Compared
  • Resolution and the Rayleigh Criterion
  • Challenges and Cost
  • Comparison Table
Open chapter →
08

EUV Tool Technology

  • The Light Source – Laser-Produced Plasma (LPP)
  • Projection Optics and Scanner Principle
  • EUV Photoresist Chemistry
Open chapter →
Start with Exposure and resist coating →
▦ HALBLEITER.ORG Knowledge. Processes. Perspectives.
References Sitemap Imprint Privacy Policy Privacy and cookie settings Withdraw from contract
Philipp Laube Last update: 02.11.2026 AI modified
Ad-free until 27.11.2026. Support halbleiter.org to keep it ad-free afterwards – 5,66 € to go for another 30 days. Support project