Calibre-Aware Via Insertion Targets Short-Resilient Physical Design

October 19, 2026

Calibre-Aware Via Insertion Targets Short-Resilient Physical Design

Image: ChatGPT

Calibre DesignEnhancer Via (DE-Via) is positioned as an automated way to insert extra vias during physical design while keeping layout changes DRCdesign rule checkA verification step that checks whether layout geometries comply with fabrication rules.-clean. The method is described as calibre-aware and focused on signoff-ready implementation rather than late-stage cleanup.

The main technical pressure points are via resistance, electromigration and routing density. By adding vias automatically, DE-Via aims to strengthen interconnect robustness without forcing manual rework across the design.

A central element of the approach is its shift-left character. Via optimization is moved earlier in the design cycle, which is intended to reduce the number of late signoff iterations that often follow after routing and physical verification have already progressed.

DE-Via also identifies regions that are prone to shorts and avoids inserting vias there. That behavior is meant to preserve productivity and maintain visibility into unresolved layout issues instead of masking them with automated fixes.

The flow is intended to fit into existing design environments and is aimed at physical design engineers, CADcomputer-aided designComputer-assisted creation of engineering designs and structures. engineers and design implementation teams working on advanced-node layouts.

Overall, the described method combines automated via insertion with short-aware filtering, using DRCdesign rule checkA verification step that checks whether layout geometries comply with fabrication rules.-clean modifications to improve interconnect robustness earlier in the physical design process.

Source: Semiconductor Engineering

More background: How Does It Work?

← All posts